

Follow along:  
[hpcgarage.org/ppam13](http://hpcgarage.org/ppam13)


# How much (execution) time, energy, and power will my algorithm cost?

Aparna Chandramowlishwaran [MIT] · **Jee Whan Choi** · **Kenneth (Kent) Czechowski** · Marat Dukhan · **Richard (Rich) Vuduc**  
· Casey Battaglino · Danny Browne [GTRI] · Cong Hou [Google] · David (Dave) S. Noble, Jr. · Piyush Kumar Sao

September 11, 2013 – Int'l. Conf. Parallel Processing & Applied Mathematics – PPAM




# ACM Doctoral Dissertation Award Winner (1985)



Follow along:  
[hpcgarage.org/ppam13](http://hpcgarage.org/ppam13)

[http://www.amazon.com/Connection-Machine-Artificial-Intelligence/dp/0262580977/ref=sr\\_1\\_1?ie=UTF8&qid=1319571691&sr=8-1](http://www.amazon.com/Connection-Machine-Artificial-Intelligence/dp/0262580977/ref=sr_1_1?ie=UTF8&qid=1319571691&sr=8-1)  
[http://www.technologyreview.com/files/1158/1106\\_Q-A.tif.jpg](http://www.technologyreview.com/files/1158/1106_Q-A.tif.jpg)




<b>6.10 Notes . . . . .</b>	<b>135</b>
<b>7 New Computer Architectures and Their Relationship to Physics or, Why Computer Science is No Good</b> <span style="background-color: #ffffcc; padding: 2px;"> </span> <b>137</b>	
<b>7.1 Why Computer Science is No Good . . . . .</b>	<b>137</b>
<b>7.2 Connection Machine Physics . . . . .</b>	<b>139</b>
<b>7.3 New Hope for a Science of Computation . . . . .</b>	<b>142</b>
<b>7.4 Notes . . . . .</b>	<b>144</b>
<b>Annotated Bibliography</b>	<b>145</b>

# [Preview] Redressing Hillis? Algorithmic power scaling


Follow along:

[hpcgarage.org/ppam13](http://hpcgarage.org/ppam13)





Aparna Chandramowlishwaran  
[Now R.S. @ MIT]  
*Fast multipole method*



**Jee Whan Choi**  
*Autotuning for  
power and energy*



**Kent Czechowski**  
*Co-design*



Marat Dukhan  
*Math libraries  
& machine learning*

2010 Gordon Bell Prize (+ G. Biros)  
2010 IPDPS Best Paper (+ K. Knobe, Intel CnC lead)  
2012 SIAM Data Mining Best Paper (D. Lee [GE Research] + A. Gray)

**See our recent 2013 IPDPS papers, posted at: [hpcgarage.org/ppam13](http://hpcgarage.org/ppam13)**

- \* Jee Choi – “A roofline model of energy.”
- \* Kent Czechowski – “A theoretical framework for algorithm-architecture co-design.”


*Follow along:*  
[hpcgarage.org/ppam13](http://hpcgarage.org/ppam13)

## *Rebutting Hillis, Part 1:*

First principles:

Rooflines in time,  
arch lines in energy,  
and “power lines”

Energy and power analogues of the time-based “roofline model”  
of Hockney & Curington (1989) and Williams et al. (2009)



Jee





Marat

See also Choi & Vuduc in IPDPS’13 [<http://vuduc.org/pubs/choi2013-archline-ipdps.pdf>] + “extended remix” technical report [<http://hdl.handle.net/1853/45737>]

Follow along:

[hpcgarage.org/ppam13](http://hpcgarage.org/ppam13)


R.W. Hockney, I.J. Curington /  $f_{1/2}$ : A parameter to characterize bottlenecks



R.W. Hockney and I.J. Curington (1989).  
“ $f_{1/2}$ : A parameter to characterize memory and communication bottlenecks.”  
*Parallel Computing*, 10(3), 277–286.  
doi: [10.1016/0167-8191\(89\)90100-2](https://doi.org/10.1016/0167-8191(89)90100-2)

Fig. 2. The variation of  $(\bar{r}_\infty, \bar{n}_{1/2})$  with  $f$  for the case of a combined memory I/O and arithmetic pipeline, when the I/O and arithmetic can be overlapped. Full lines: parameters when arithmetic dominates, equations (14b); dotted lines: parameters when I/O dominates, equations (13b). Notation as Fig. 1, and  $\nu = 1.5$ .



Follow along:  
[hpcgarage.org/ppam13](http://hpcgarage.org/ppam13)



$$\begin{aligned} W &\equiv \# (\text{fl})\text{ops} \\ Q &\equiv \# \text{mem. ops (mops)} \\ &= Q(Z) \end{aligned}$$

## von Neumann bottleneck


Balance analysis – Kung (1986); Hockney & Curington (1989); Blelloch (1994); McCalpin (1995); Williams et al. (2009); Czechowski et al. (2011); ...



$$T = \max(W\tau_{\text{flop}}, Q\tau_{\text{mem}})$$

## von Neumann bottleneck


Balance analysis – Kung (1986); Hockney & Curington (1989); Blelloch (1994); McCalpin (1995); Williams et al. (2009); Czechowski et al. (2011); ...



$$\begin{aligned}
 T &= \max(W\tau_{\text{flop}}, Q\tau_{\text{mem}}) \\
 &= W\tau_{\text{flop}} \max\left(1, \frac{Q}{W} \frac{\tau_{\text{mem}}}{\tau_{\text{flop}}}\right)
 \end{aligned}$$

## von Neumann bottleneck


Balance analysis – Kung (1986); Hockney & Curington (1989); Blelloch (1994); McCalpin (1995); Williams et al. (2009); Czechowski et al. (2011); ...



$$\begin{aligned}
 T &= \max(W\tau_{\text{flop}}, Q\tau_{\text{mem}}) \\
 &= W\tau_{\text{flop}} \max\left(1, \frac{Q}{W} \frac{\tau_{\text{mem}}}{\tau_{\text{flop}}}\right) \\
 &= W\tau_{\text{flop}} \max\left(1, \frac{B_\tau}{I}\right)
 \end{aligned}$$

## von Neumann bottleneck

Balance analysis – Kung (1986); Hockney & Curington (1989); Blelloch (1994); McCalpin (1995); Williams et al. (2009); Czechowski et al. (2011); ...




$$\begin{aligned}
 T &= \max(W\tau_{\text{flop}}, Q\tau_{\text{mem}}) \\
 &= W\tau_{\text{flop}} \max\left(1, \frac{Q}{W} \frac{\tau_{\text{mem}}}{\tau_{\text{flop}}}\right) \\
 &= \textcircled{W\tau_{\text{flop}}} \max\left(1, \frac{B_\tau}{I}\right)
 \end{aligned}$$

**Minimum time** →

## von Neumann bottleneck


Balance analysis – Kung (1986); Hockney & Curington (1989); Blelloch (1994); McCalpin (1995); Williams et al. (2009); Czechowski et al. (2011); ...



$$\begin{aligned}
 T &= \max(W\tau_{\text{flop}}, Q\tau_{\text{mem}}) \\
 &= W\tau_{\text{flop}} \max\left(1, \frac{Q}{W} \frac{\tau_{\text{mem}}}{\tau_{\text{flop}}}\right) \\
 &= \underbrace{W\tau_{\text{flop}}}_{\text{Minimum time}} \max\left(1, \frac{B_\tau}{I}\right) \\
 &\quad \text{Intensity} \\
 &\quad (\text{flop : mop})
 \end{aligned}$$

## von Neumann bottleneck


Balance analysis – Kung (1986); Hockney & Curington (1989); Blelloch (1994); McCalpin (1995); Williams et al. (2009); Czechowski et al. (2011); ...



$$\begin{aligned}
 T &= \max(W\tau_{\text{flop}}, Q\tau_{\text{mem}}) \\
 &= W\tau_{\text{flop}} \max \left( 1, \frac{Q}{W} \frac{\tau_{\text{mem}}}{\tau_{\text{flop}}} \right) \\
 &= \underbrace{W\tau_{\text{flop}}}_{\text{Intensity (flop : flop)}} \max \left( 1, \frac{B_\tau}{I} \right) \\
 &\quad \text{Balance (flop : flop)}
 \end{aligned}$$

## von Neumann bottleneck

Balance analysis – Kung (1986); Hockney & Curington (1989); Blelloch (1994); McCalpin (1995); Williams et al. (2009); Czechowski et al. (2011); ...



von Neumann bottleneck

Consider:

$$\begin{aligned}
 T &= \max(W\tau_{\text{flop}}, Q\tau_{\text{mem}}) \\
 &= W\tau_{\text{flop}} \max\left(1, \frac{Q}{W} \frac{\tau_{\text{mem}}}{\tau_{\text{flop}}}\right) \\
 &= W\tau_{\text{flop}} \max\left(1, \frac{B_\tau}{I}\right)
 \end{aligned}$$


**Intensity**  
(flop : mop)

**Balance**  
(flop : mop)


$\frac{W\tau_{\text{flop}}}{T}$

Balance analysis – Kung (1986); Hockney & Curington (1989); Blelloch (1994); McCalpin (1995); Williams et al. (2009); Czechowski et al. (2011); ...


## “Roofline” — Williams et al. (Comm. ACM ’09)




Balance estimates for a high-end NVIDIA Fermi in *double-precision*, according to Keckler et al. *IEEE Micro* (2011)




Balance estimates for a high-end NVIDIA Fermi in *double-precision*, according to Keckler et al. *IEEE Micro* (2011)




Balance estimates for a high-end NVIDIA Fermi in *double-precision*, according to Keckler et al. *IEEE Micro* (2011)




Balance estimates for a high-end NVIDIA Fermi in *double-precision*, according to Keckler et al. *IEEE Micro* (2011)



Balance estimates for a high-end NVIDIA Fermi in *double-precision*, according to Keckler et al. *IEEE Micro* (2011)




Balance estimates for a high-end NVIDIA Fermi in *double-precision*, according to Keckler et al. *IEEE Micro* (2011)




$$\begin{aligned}
 T &= \max(W\tau_{\text{flop}}, Q\tau_{\text{mem}}) \\
 &= W\tau_{\text{flop}} \max\left(1, \frac{Q}{W} \frac{\tau_{\text{mem}}}{\tau_{\text{flop}}}\right) \\
 &= W\tau_{\text{flop}} \max\left(1, \frac{B_\tau}{I}\right)
 \end{aligned}$$

An energy analogue



$$\begin{aligned}
 T &= \max(W\tau_{\text{flop}}, Q\tau_{\text{mem}}) \\
 &= W\tau_{\text{flop}} \max\left(1, \frac{Q}{W} \frac{\tau_{\text{mem}}}{\tau_{\text{flop}}}\right) \\
 &= W\tau_{\text{flop}} \max\left(1, \frac{B_\tau}{I}\right) \\
 E &= W\epsilon_{\text{flop}} + Q\epsilon_{\text{mem}} \\
 &= W\epsilon_{\text{flop}} \left(1 + \frac{B_\epsilon}{I}\right)
 \end{aligned}$$

An energy analogue




An energy analogue

Consider:


$$\begin{aligned}
 T &= \max(W\tau_{\text{flop}}, Q\tau_{\text{mem}}) \\
 &= W\tau_{\text{flop}} \max\left(1, \frac{Q}{W} \frac{\tau_{\text{mem}}}{\tau_{\text{flop}}}\right) \\
 &= W\tau_{\text{flop}} \max\left(1, \frac{B_\tau}{I}\right)
 \end{aligned}$$

$$\begin{aligned}
 E &= W\epsilon_{\text{flop}} + Q\epsilon_{\text{mem}} \\
 &= W\epsilon_{\text{flop}} \left(1 + \frac{B_\epsilon}{I}\right)
 \end{aligned}$$


$$\frac{W\tau_{\text{flop}}}{T} \quad \text{and} \quad \frac{W\epsilon_{\text{flop}}}{E}$$




Balance estimates for a high-end NVIDIA Fermi in *double-precision*, according to Keckler et al. *IEEE Micro* (2011)




Balance estimates for a high-end NVIDIA Fermi in *double-precision*, according to Keckler et al. *IEEE Micro* (2011)




Balance estimates for a high-end NVIDIA Fermi in double-precision, according to Keckler et al. *IEEE Micro* (2011)




Balance estimates for a high-end NVIDIA Fermi in *double-precision*, according to Keckler et al. *IEEE Micro* (2011)




Balance estimates for a high-end NVIDIA Fermi in *double-precision*, according to Keckler et al. *IEEE Micro* (2011)



Balance estimates for a high-end NVIDIA Fermi in *double-precision*, according to Keckler et al. *IEEE Micro* (2011)



Balance estimates for a high-end NVIDIA Fermi in double-precision, according to Keckler et al. *IEEE Micro* (2011)



Balance estimates for a high-end NVIDIA Fermi in *double-precision*, according to Keckler et al. *IEEE Micro* (2011)

## Idea: Work-communication trade-offs

Algorithm 1 =  $(W, Q)$     versus    Algorithm 2 =  $(fW, \frac{Q}{m})$

$$I \equiv \frac{W}{Q}$$

## Idea: Work-communication trade-offs

Algorithm 1 =  $(W, Q)$     versus    Algorithm 2 =  $(fW, \frac{Q}{m})$

$$I \equiv \frac{W}{Q}$$

$$\text{Speedup } \Delta T = \frac{T_{1,1}}{T_{f,m}}$$

$$\text{“Greenup” } \Delta E = \frac{E_{1,1}}{E_{f,m}}$$

## Idea: Work-communication trade-offs

Algorithm 1 =  $(W, Q)$     versus    Algorithm 2 =  $(fW, \frac{Q}{m})$


$$I \equiv \frac{W}{Q}$$

$$\text{Speedup } \Delta T = \frac{T_{1,1}}{T_{f,m}}$$


$$\text{“Greenup” } \Delta E = \frac{E_{1,1}}{E_{f,m}}$$

$$\boxed{\Delta E > 1 \implies f < 1 + \frac{m-1}{m} \frac{B_\epsilon}{I}}$$

A general “greenup” condition



Balance estimates for a high-end NVIDIA Fermi in *double-precision*, according to Keckler et al. *IEEE Micro* (2011)




Balance estimates for a high-end NVIDIA Fermi in *double-precision*, according to Keckler et al. *IEEE Micro* (2011)

That was theory. What happens in practice?

⇒ Cannot ignore **constant power**.

Let's add it to our model and measure.




$$\begin{aligned}
 T &= \max(W\tau_{\text{flop}}, Q\tau_{\text{mem}}) \\
 &= W\tau_{\text{flop}} \max\left(1, \frac{Q}{W} \frac{\tau_{\text{mem}}}{\tau_{\text{flop}}}\right) \\
 &= W\tau_{\text{flop}} \max\left(1, \frac{B_\tau}{I}\right) \\
 E &= W\epsilon_{\text{flop}} + Q\epsilon_{\text{mem}} + T\pi_0 \\
 &= W\epsilon_{\text{flop}} \left(1 + \frac{B_\epsilon}{I} + \frac{\pi_0}{\epsilon_{\text{flop}}} \frac{T}{W}\right)
 \end{aligned}$$

Constant power

Consider:

$$\frac{W\tau_{\text{flop}}}{T} \quad \text{and} \quad \frac{W\epsilon_{\text{flop}}}{E}$$



Constant power


Consider:

$$\begin{aligned}
 T &= \max(W\tau_{\text{flop}}, Q\tau_{\text{mem}}) \\
 &= W\tau_{\text{flop}} \max\left(1, \frac{Q}{W} \frac{\tau_{\text{mem}}}{\tau_{\text{flop}}}\right) \\
 &= W\tau_{\text{flop}} \max\left(1, \frac{B_\tau}{I}\right) \text{Constant power}
 \end{aligned}$$


$$\begin{aligned}
 E &= W\epsilon_{\text{flop}} + Q\epsilon_{\text{mem}} + T\pi_0 \\
 &= W\epsilon_{\text{flop}} \left(1 + \frac{B_\epsilon}{I} + \frac{\pi_0}{\epsilon_{\text{flop}}} \frac{T}{W}\right)
 \end{aligned}$$

Consider:  
 $\frac{W\tau_{\text{flop}}}{T}$  and  $\frac{W\epsilon_{\text{flop}}}{E}$

NVIDIA GTX 580 – double-precision





Intel i7-950 – double-precision




A microbenchmark study:

“GPU energy” includes all GPU card components (card, memory, fan) but *excludes* the host.


Same for CPU but without GPU card.






NVIDIA GTX 580 – double-precision


Normalized performance





Intel i7-950 – double-precision




Constant power  
can shift  
energy-balance












**Power capping** is critical.  
It's also easy to add.

# What might a power cap look like?






Adding a power cap



$\pi_0$  : constant

Adding a power cap



$\pi_0$  : constant

Adding a power cap


$\pi_0 + \Delta\pi$  : max power



$\Delta\pi$  : usable

$\pi_0$  : constant

Adding a power cap




$\pi_0 + \Delta\pi$  : max power



$\Delta\pi$  : usable

$\pi_0$  : constant

Adding a power cap




$\pi_0 + \Delta\pi$  : max power



$\Delta\pi$  : usable

$\pi_0$  : constant


Adding a power cap




$$T_{\text{free}} = \max(W^{\tau_{\text{flop}}}, Q^{\tau_{\text{mem}}})$$

$$T = \max \left( W^{\tau_{\text{flop}}}, Q^{\tau_{\text{mem}}}, \frac{W^{\epsilon_{\text{flop}}} + Q^{\epsilon_{\text{mem}}}}{\Delta\pi} \right)$$

Normalized performance




Normalized performance



NVIDIA  
GTX 580  
GF100  
Fermi

The model suggests a **structure** in the time, energy, and power relationships. It also facilitates **analysis**.



$\pi_0 + \Delta\pi$  : max power

$\Delta\pi$  : usable

$\pi_0$  : constant

*Example:*  
Caps imply throttling!

$$T = \max \left( W^{\tau_{\text{flop}}}, Q^{\tau_{\text{mem}}}, \frac{W \epsilon_{\text{flop}} + Q \epsilon_{\text{mem}}}{\Delta\pi} \right)$$

$$\begin{aligned} \tilde{\tau}_{\text{flop}} &\equiv \frac{T}{W} \equiv \tau_{\text{flop}} s_{\text{flop}} \\ \tilde{\tau}_{\text{mem}} &\equiv \frac{T}{Q} \equiv \tau_{\text{mem}} s_{\text{mem}} \\ s_{\text{flop}} &\equiv \max \left\{ 1, \frac{B_\tau}{I}, \frac{\epsilon_{\text{flop}} / \tau_{\text{flop}}}{\Delta\pi} \left( 1 + \frac{B_\epsilon}{I} \right) \right\} \\ s_{\text{mem}} &\equiv s_{\text{flop}} \frac{I}{B_\tau} \end{aligned}$$

Throttling factors  
i.e., allowable slowdown

$\pi_0 + \Delta\pi$  : max power

$\Delta\pi$  : usable

$\pi_0$  : constant

*Example:*  
Caps imply throttling!

$$T = \max \left( W^{\tau_{\text{flop}}}, Q^{\tau_{\text{mem}}}, \frac{W \epsilon_{\text{flop}} + Q \epsilon_{\text{mem}}}{\Delta\pi} \right)$$




$$\tilde{\tau}_{\text{flop}}$$



$$\begin{aligned} \frac{T}{W} &\equiv \tau_{\text{flop}} s_{\text{flop}} \\ \frac{T}{Q} &\equiv \tau_{\text{mem}} s_{\text{mem}} \end{aligned}$$

**Throttling factors**  
i.e., allowable slowdown



$$\tilde{\tau}_{\text{mem}}$$



$$\max \left\{ 1, \frac{B_\tau}{I}, \frac{\epsilon_{\text{flop}} / \tau_{\text{flop}}}{\Delta\pi} \left( 1 + \frac{B_\epsilon}{I} \right) \right\}$$

$$s_{\text{flop}}$$



$$s_{\text{mem}}$$



$$s_{\text{flop}} \frac{I}{B_\tau}$$

$\pi_0 + \Delta\pi$  : max power

$\Delta\pi$  : usable

$\pi_0$  : constant

*Example:*  
Caps imply throttling!

$$T = \max \left( W^{\tau_{\text{flop}}}, Q^{\tau_{\text{mem}}}, \frac{W \epsilon_{\text{flop}} + Q \epsilon_{\text{mem}}}{\Delta\pi} \right)$$



$$\tilde{\tau}_{\text{flop}}$$



$$\frac{T}{W} \equiv \tau_{\text{flop}} s_{\text{flop}}$$



$$\frac{T}{Q} \equiv \tau_{\text{mem}} s_{\text{mem}}$$



$$\tilde{\tau}_{\text{mem}}$$



$$\max \left\{ 1, \frac{B_\tau}{I}, \frac{\epsilon_{\text{flop}} / \tau_{\text{flop}}}{\Delta\pi} \left( 1 + \frac{B_\epsilon}{I} \right) \right\}$$

$$s_{\text{flop}}$$




$$s_{\text{mem}} \equiv s_{\text{flop}} \frac{I}{B_\tau}$$



**Throttling factors**  
i.e., allowable slowdown





# NVIDIA GTX 580 GF100; Fermi





A “what if ...” comparison of system building blocks:


→ **GTX Titan** vs. **Samsung Exynos 5 (GPU only; Arndale)**

















*Follow along:*  
[hpcgarage.org/ppam13](http://hpcgarage.org/ppam13)

## *Rebutting Hillis, Part 2:*





Kent Czechowski

# “Algorithmic” power and die-area constraints

Can first principles of algorithms direct architectures toward bigger wins?


See also Czechowski & Vuduc in IPDPS’13 [<http://vuduc.org/pubs/czechowski2013-codesign-ipdps.pdf>]

# Kent: “What problem are we really trying to solve?”




[http://media.npr.org/assets/img/2011/11/02/copernicus\\_custom-54ef1ed5bcadf2be8a9c44d36dc7b273696946b2-s6-c30.jpg](http://media.npr.org/assets/img/2011/11/02/copernicus_custom-54ef1ed5bcadf2be8a9c44d36dc7b273696946b2-s6-c30.jpg)  
<http://www.hps.cam.ac.uk/starry/coperniculsrg.jpg>

# Kent: “What problem are we really trying to solve?”




Algorithms?




Hardware?

[http://media.npr.org/assets/img/2011/11/02/copernicus\\_custom-54ef1ed5bcadf2be8a9c44d36dc7b273696946b2-s6-c30.jpg](http://media.npr.org/assets/img/2011/11/02/copernicus_custom-54ef1ed5bcadf2be8a9c44d36dc7b273696946b2-s6-c30.jpg)  
<http://www.hps.cam.ac.uk/starry/copernicluslrg.jpg>

# Kent: “What problem are we really trying to solve?”



Hardware?




Algorithms?

[http://media.npr.org/assets/img/2011/11/02/copernicus\\_custom-54ef1ed5bcadf2be8a9c44d36dc7b273696946b2-s6-c30.jpg](http://media.npr.org/assets/img/2011/11/02/copernicus_custom-54ef1ed5bcadf2be8a9c44d36dc7b273696946b2-s6-c30.jpg)  
<http://www.hps.cam.ac.uk/starry/coperniculsrg.jpg>

# A Notional Design Problem (1 processor-node example)

For fixed:


- \* **die area** (transistors)
- \* **power budget**
- \* computation



# A Notional Design Problem (1 processor-node example)

For fixed:


- \* **die area** (transistors)
- \* **power** budget
- \* computation



# A Notional Design Problem (1 processor-node example)


For fixed:

- \* die area (transistors)
- \* power budget
- \* **computation**



# Sample Projection (~ 2017)

1 processor




Assumes: Keckler et al. *IEEE Micro* (2011). doi:10.1109/MM.2011.89

# Sample Projection (~ 2017)

MatMult

3D FFT

1 processor



Assumes: Keckler et al. IEEE Micro (2011). doi:10.1109/MM.2011.89

Tuesday, September 10, 13

# Sample Projection (~ 2017)

MatMult

3D FFT

1 processor

Memory bandwidth (TB/s)

4.5

4.0

3.5

3.0

2.5

2.0

1.5

1.0

0.5

0.0

0

32

64

96

128

160

192

224

256

288

320

352

384

Assumes: Keckler et al. IEEE Micro (2011). doi:10.1109/MM.2011.89

Cache size (MiB)

GPU

$\Delta$

0.1

0.2

0.3

0.4

0.5

0.6

0.7

0.8

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.1

0.1

0.1

0.1

0.1

0.1

0.1

0.1

0.1

0.2

0.2

0.2

0.2

0.2

0.2

0.2

0.2

0.2

0.3

0.3

0.3

0.3

0.3

0.3

0.3

0.3

0.3

0.4

0.4

0.4

0.4

0.4

0.4

0.4

0.4

0.4

0.5

0.5

0.5

0.5

0.5

0.5

0.5

0.5

0.5

0.6

0.6

0.6

0.6

0.6

0.6

0.6

0.6

0.6

0.7

0.7

0.7

0.7

0.7

0.7

0.7

0.7

0.7

0.8

0.8

0.8

0.8

0.8

0.8

0.8

0.8

0.8

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

0.9

# Sample Projection (~ 2017)

MatMult

3D FFT

1 processor

Memory bandwidth (TB/s)

4.5

4.0

3.5

3.0

2.5

2.0

1.5

1.0

0.5

0.0

Assumes: Keckler et al. IEEE Micro (2011). doi:10.1109/MM.2011.89

Cache size (MiB)



# Sample Projection (~ 2017)

MatMult

3D FFT

1 processor

Memory bandwidth (TB/s)

4.5

4.0

3.5

3.0

2.5

2.0

1.5

1.0

0.5

0.0

0

0

32

64

96

128

160

192

224

256

288

320

352

384

Assumes: Keckler et al. IEEE Micro (2011). doi:10.1109/MM.2011.89

Cache size (MiB)

GPU

$\Delta$

# Sample Projection (~ 2017)

MatMult

3D FFT

1 processor

Memory bandwidth (TB/s)

4.5

4.0

3.5

3.0

2.5

2.0

1.5

1.0

0.5

0.0

Assumes: Keckler et al. *IEEE Micro* (2011). doi:10.1109/MM.2011.89

Cache size (MiB)

Tuesday, September 10, 13

GPU

Echelon

CPU

0.1

0.2

0.3

0.4

0.5

0.6

0.7

0.8

0.9

1.0

GPU

Echelon

CPU

0.1

0.2

0.3

0.4

0.5

0.6


0.7

0.8


0.9

1.0

# Sample Projection (~ 2017)




# Sample Projection (~ 2017)




Assumes: Keckler et al. IEEE Micro (2011). doi:10.1109/MM.2011.89

# Sample Projection (~ 2017)



# Sample Projection (~ 2017)



# Sample Projection (~ 2017)

MatMult

3D FFT

1 processor

Memory bandwidth (TB/s)

4.5

4.0

3.5

3.0

2.5

2.0

1.5



1.0

0.5

0.0

Assumes: Keckler et al. *IEEE Micro* (2011). doi:10.1109/MM.2011.89

Cache size (MiB)



# Sample Projection (~ 2017)

MatMult

3D FFT

1 processor

Memory bandwidth (TB/s)

4.5

4.0

3.5

3.0

2.5

2.0

1.5

1.0

0.5

0.0

Cache size (MiB)

Assumes: Keckler et al. IEEE Micro (2011). doi:10.1109/MM.2011.89

Tuesday, September 10, 13

GPU

CPU

Echelon

0.1

0.2

0.3

0.4

0.5

0.6

0.7

0.8

0.9

1.0

1.1

1.2

1.3

1.4

1.5

1.6

1.7

1.8

1.9

2.0

2.1

2.2

2.3

2.4

2.5

2.6

2.7

2.8

2.9

3.0

3.1

3.2

3.3

3.4

3.5

3.6

3.7

3.8

3.9

4.0

4.1

4.2

4.3

4.4

4.5

4.6

4.7

4.8

4.9

5.0

5.1

5.2

5.3

5.4

5.5

5.6

5.7

5.8

5.9

6.0

6.1

6.2

6.3

6.4

6.5

6.6

6.7

6.8

6.9

7.0

7.1

7.2

7.3

7.4

7.5

7.6

7.7

7.8

7.9

8.0

8.1

8.2

8.3

8.4

8.5

8.6

8.7

8.8

8.9

9.0

9.1

9.2

9.3

9.4

9.5

9.6

9.7

9.8

9.9

10.0

10.1

10.2

10.3

10.4

10.5

10.6

10.7

10.8

10.9

11.0

11.1

11.2

11.3

11.4

11.5

11.6

11.7

11.8

11.9

12.0

12.1

12.2

12.3

12.4

12.5

12.6

12.7

12.8

12.9

13.0

13.1

13.2

13.3

13.4

13.5

13.6

13.7

13.8

13.9

14.0

14.1

14.2

14.3

14.4

14.5

14.6

14.7

14.8

14.9

15.0

15.1

15.2

15.3

15.4

15.5

15.6

15.7

15.8

15.9

16.0

16.1

16.2

16.3

16.4

16.5

16.6

16.7

16.8

16.9

17.0

17.1

17.2

17.3


17.4

17.5


17.6

17.7

# Sample Projection (~ 2017)



# Sample Projection (~ 2017)



We can extend this analysis to a “full” system,  
in which we consider, on-chip networks,  
multiple nodes, network topology, ...

## Solutions to the constrained optimization problem

Matrix multiply – 8 EF/s peak (1M “nodes”)

3D FFT – 230 PF/s peak (4k “nodes”)

## Solutions to the constrained optimization problem

Matrix multiply – 8 EF/s peak (1M “nodes”)

Relative to notional Echelon:

- ~ **5x faster** for MM
- ~ **0.9x as fast** for 3D FFT

3D FFT – 230 PF/s peak (4k “nodes”)

Relative to notional Echelon:

- ~ **28x faster** for 3D FFTs
- ~ **0.14x as fast** for MM


# Solutions to the constrained optimization problem

Matrix multiply – 8 EF/s peak (1M “nodes”)


Relative to notional Echelon:

- ~ **5x faster** for MM
- ~ **0.9x as fast** for 3D FFT


**Transistor Budget**



**Node Power Budget**



**System Power**




3D FFT – 230 PF/s peak (4k “nodes”)


Relative to notional Echelon:

- ~ **28x faster** for 3D FFTs
- ~ **0.14x as fast** for MM


**Transistor Budget**



**Node Power Budget**



**System Power**






*Plausibility issue: Unconstrained power density*

# Solutions to the constrained optimization problem

Matrix multiply – 8 EF/s peak (1M “nodes”)

Relative to notional Echelon:




- ~ **5x faster** for MM
- ~ **0.9x as fast** for 3D FFT



3D FFT – 230 PF/s peak (4k “nodes”)

Relative to notional Echelon:

- ~ **28x faster** for 3D FFTs
- ~ **0.14x as fast** for MM



Cache Area  
Core Area

Noc Bandwidth  
Mem Bandwidth  
Cores

Network  
Node Overhead  
On-Chip Network  
Memory Bandwidth  
Computation

Cache Area  
Core Area

Noc Bandwidth  
Mem Bandwidth  
Cores

Network  
Node Overhead  
On-Chip Network  
Memory Bandwidth  
Computation




*Plausibility issue: Unconstrained power density*

# Solutions to the constrained optimization problem

Matrix multiply – 8 EF/s peak (1M “nodes”)

Relative to notional Echelon:






- ~ **5x faster** for MM
- ~ **0.9x as fast** for 3D FFT



3D FFT – 230 PF/s peak (4k “nodes”)


Relative to notional Echelon:

- ~ **28x faster** for 3D FFTs
- ~ **0.14x as fast** for MM




*Plausibility issue: Unconstrained power density*

# Performance as a Function of System Power



## *Summary:*

Are we looking in the right place in the space of “exascale-able” designs?



Can starting from algorithmic first-principles and minimizing time, with power and area as the principal constraints, identify other regions of interest?

## *Questions:*


What workloads and algorithms matter most?


What algorithmic trade-offs can we analyze?

What architectural designs are feasible?

Can we estimate the impact of disruptive technologies?

# Other junk





$\pi_0 + \Delta\pi$  : max power



$\Delta\pi$  : usable

$\pi_0$  : constant

Caps imply throttling!

$\pi_{\text{flop}}$

$$\frac{\epsilon_{\text{flop}}}{\tau_{\text{flop}}}$$

$\pi_{\text{mem}}$

$$\frac{\epsilon_{\text{mem}}}{\tau_{\text{mem}}}$$

$\Delta\pi$

$\geq$

$$\pi_{\text{flop}} + \pi_{\text{mem}}$$

$$= \pi_{\text{flop}} \left( 1 + \frac{B_\epsilon}{B_\tau} \right)$$

Peak power per flop (or mop)



What power cap will obviate throttling?  
The *balance gap* dictates a sufficient (algorithm-independent) condition.

July 2008 US DOE CScADS Meeting on Autotuning

<http://cscads.rice.edu/workshops>



NVIDIA

LANL

# July 2008 US DOE CScADS Meeting on Autotuning

<http://cscads.rice.edu/workshops>



NVIDIA

LANL

Cray

# July 2008 US DOE CScADS Meeting on Autotuning

<http://cscads.rice.edu/workshops>

